Abstract. LED lighting is being used for residential, commercial and industrial applications. It offers various advantages over incandescent bulbs, such as lower energy consumption, longer life, attainment of full brightness without need for a warmup time, and so forth. With the advent of these lights in large numbers, regulations in a few countries require LED drivers with high power factor (greater than 0.9) and low current THD (less than 10 per cent), to have minimum effect on the grid.
Principle of Operation
The UCC28810 is an off-line AC/DC controller specifically designed to drive high power LEDs for lighting applications requiring power factor correction and EMC compliance. It is designed for controlling a Flyback, single-ended primary-inductance converter (SEPIC), or Boost converter operating in critical conduction mode. The UCC28810 features a transconductance amplifier for feedback error processing, a simple current reference generator for generating a current command proportional to the input voltage, a current-sense (PWM) comparator, PWM logic, and a totem-pole driver for driving an external FET. To overcome the issue of high ITHD, these subsystems internal to low-cost UCC28810 are used here to operate at fixed switching frequency with constant on-time, and achieve high power factor and low ITHD, less than 10 percent. Figure 1 depicts a reference schematic describing key components in the Flyback stage. Input AC voltage is rectified using full bridge rectifier (D1A-D4A) to obtain a unidirectional AC bus. It may be noted that the input capacitor is so small (220nF) that the input voltage is close to a rectified sinusoid, as also required to obtain high power factor. This rectified VIN is connected through transformer primary winding to the drain of switching FET Q3, whose source is connected to ground return through the current-sensing resistor R24.
The transformer primary inductance, Lp is related to the switching frequency fsw, converter output power Pout, system efficiency η, maximum on-time, ton-max at minimum input line voltage Vin(min)according to the equation 1.
(1) Primary inductance, Lp is chosen as 200 µH for this design. Maximum on-time at minimum input voltage is chosen as 7.5 µsec, considering maximum duty cycle of 45% at 60 k Hz switching frequency. According to the equation 2.
(2) Figure 1 illustrates the active startup circuit.
Active Startup Circuit
It is not possible to supply bias voltage while meeting IC current requirements for both UCC28810 and CD74HCT14 together using the resistive startup technique. In Figure 1 , transistor Q8 as emitter-follower sources 17.4 V VDD startup bias for UCC28810 at its emitter, which is converted to 5V for CD74HCT14 supply using discrete, low-IQ linear regulator. Once switching begins and output voltage ramps-up, bias voltage for these ICs is sourced from primary-side auxiliary winding, which is also used to disable active-startup circuit with Q6. Once in steady state, it is required to disable active-startup circuit in order to minimize efficiency loss due to large voltage drop across Q8 and IC supply current flowing through it. Figure 2 shows the switching oscillator circuit.
Fig 1. Active Startup Circuit

Switching Oscillator
Fig 2. Switching Oscillator
The flyback stage is operating at a constant 60-k Hz switching frequency, generated using CD74HCT14, Schmitt-triggered inverter, as shown in Figure 2 . Equation 3 is used to calculate oscillator frequency of a Schmitt inverter-based oscillator. For C4= 100 p F, feedback resistance R32 is obtained as 248 kΩ:
(3)
Soft-Start Circuit
At startup, the 60-k Hz switching begins as soon as bias on UCC28810 exceeds its VDD turn-on threshold(15.8 V). Due to the use of the 470-n F capacitor C20 to slow down loop response, it is required to have soft-start operation, such that the duty cycle increases gradually from its minimum value at startup. The circuit in Figure 3 shows this implementation. As VCC bias voltage (5 V) is formed during startup, RC low-pass filter (R10= 2.2 M, C11= 4.7 µF) charges slowly to input peak value, resulting in Q1 pulling down error amplifier output (EAOUT) low, initially, and allowing it to reach its final value after approximately a 1-second delay. Diode D6 helps to discharge C11 for next soft-start initiation on VDD/ system reset. Additionally, duty cycle limiting at nearly 45% is incorporated to mitigate stability issues, by providing DC voltage on the VINS pin as UCC28810 internal multiplier output clamp. For 60-k Hz switching frequency, the feedback ramp on C15 reaches a level of 0.53 V at 45% duty cycle. Since UCC28810's internal multiplier has a fixed gain of 2, an input of 0.26 V DC on the VINS pin helps clamp the duty cycle at maximum 45%.
Output Current Regulation
We need to regulate constant 600-m A output current though the LEDs. This is achieved using both secondary-side and primary-side regulation circuits. With secondary-side output current regulation, current through the LEDs is measured as a voltage on very small current sense resistors (R29 and R31), and regulated with TL431's 2.495 V feedback reference. This circuit is shown in Figure 1 . VDD voltage for the optocoupler and TL431s is generated with a 12-V zener biased from the 106-V output voltage. During the process of locking of loop to reach regulation, when the voltage on U4 REF pin exceeds 2.495 V, the cathode of U4 pulls down optocoupler U3 cathode to 2.495 V, which reduces voltage on the EAOUT pin of UCC28810. Since EAOUT pin of UCC28810 is output of internal error amplifier, this pulldown with optocoupler helps to maintain duty cycle optimum for output current regulation point. Further, power loss on sense resistors is proportional to voltage across them and the current flowing through them: 
Test Results
Secondary-Side Output Current Regulation
Conclusion
This application report describes design details and test results for a fixed-frequency, single-stage 70-WAC/DC flyback LED driver for streetlight applications, both with primary-side and secondary-side output current regulation circuits. Due to constant on-time and fixed switching-frequency operation, power factor greater than 0.9, and current THD less than 10 percent, is easily achieved. This design meets all the necessary performance specifications, including output open-circuit and short-circuit protections.
